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PROGRAMMING EXPLORATION OF MEMRISTOR CROSSBAR 
 
Xiaocong Du, M.S. 
University of Pittsburgh, 2016 
 
 
Memristor crossbar is prevailing as one of the most promising candidates to construct the neural 
network because of their similarity to biological synapses, favorable programmability, simple 
structure and high performance regarding area efficiency and power consumption. However, the 
performance of the memristor crossbar is limited by unideal programming and sensing process. 
 
In this thesis, the most preferred cell structure which is known as “one-transistor-one-memristor” 
is investigated. Different factors that may have impacts on programming, such as the structure, the 
parameters and the conductance of a crossbar cell are studied using both theoretical analysis and 
simulation.  
 
Based on previous analysis, the programming process of the memristor crossbar deserves a deep 
exploration. For programming, the primary objective is to find out the relationship between the 
programmability of the memristor crossbar and its characteristics, such as the IR-drop and the 
crossbar size. The results are expected to be useful references for researchers designing the 
memristor crossbar.
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1.0 INTRODUCTION 
Recent years, machine learning technology are widely applied in pattern recognition, text 
transcription, artificial intelligence, and relevant areas [1]-[3]. The neural network has become 
popular in the last ten years as a kind of well-known algorithm in the machine learning system. 
For example, a neural network can be used in a system of pattern recognition which can determine 
accurately what an input pattern is or model a relationship between a pattern and real objects [4][5]. 
However, to implement extensive and efficient software neural networks, processing and storage 
issues need to be considered [6][7]. On the one hand, occupying plenty of data rows when 
simulating can consume a large amount of memory in the computer. On the other hand, 
transmission of signals through tons of connections can consume incredible amounts of processing 
power and time. Schmidhuber in [8] claim that the success of neural networks, especially in image 
recognition area, is largely dependent on the improvement of hardware, such as Graphics 
Processing Unit (GPU), which can dramatically decrease the training time from months to days. 
However, the conventional neural network based on Complementary Metal-Oxide-
Semiconductor Transistors (CMOS) is facing with several serious problems, such as scale 
limitations [9]-[11] and the “memory wall” [12][13], i.e. the degraded efficiency of data 
transportation between CPU and storage system. To break through these limitations, emerging 
nanoscale resistive devices such as memristor, is prevailing as one of the most promising 
candidates to construct the neural network thanks to their similarity to biological synapses, 
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favorable programmability, simple structure and high performance regarding area efficiency and 
power consumption [8][14][15]. Using memristors as synapses in neuromorphic circuits can offer 
both high connectivity and high density required for high-speed computing. The conductance of 
the memristor can be controlled by changing the charge through it, which is similar to biological 
synapse [14].  
Based on nanoscale devices, memristor crossbar array, consisting of termed memristors, 
have been identified as a leading candidate for memory and computation in the neuromorphic 
network [16][17][18].    
1.1 MOTIVATION 
For the “one-transistor-one-memristor” crossbar array used in the neural network, 
programming/writing is the first and most significant step in training the network. During the 
programming operation, the voltage on memristor is always less than the applied, because the 
transistor, as well as line resistance, acts as a voltage divider. Moreover, the divided voltage is 
affected by various factors, including crossbar cell structure, transistor size, writing voltage, line 
resistance, memristance and crossbar array scale. Moreover, those factors will be taken into 
account while designing a memristor crossbar. 
In this work, individual influence of each factor on programming operation will be 
explored step by step. Based on these results, the design margin of the memristor size will be 
investigated, which is of a considerable guiding significance for memristor crossbar design. 
  3 
1.2 ROADMAP 
This thesis is organized as follows: Chapter 2 presents the design background knowledge of 
transistor, memristor and crossbar array; Chapter 3 introduces and analyzes “one-transistor-one-
memristor” structures and their characteristics; In chapter 4, the programming performance of 
crossbar cell in terms of the relationship between IR-drop and resistance ratio is simulated and 
analyzed; Chapter 5 gives the design margin of the crossbar array scale based on previous results; 
Chapter 6 presents the overall conclusion and future works. 
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2.0  DESIGN BASICS 
This chapter will give the necessary knowledge of NMOS transistor, memristor, “one-transistor-
one-memristor” cell structure and crossbar, which lays a foundation for the later work. 
2.1 NMOS TRANSISTOR 
The Metal Oxide Semiconductor Field Effect Transistor (MOSFET) is a commonly-used type 
of transistor used for switching electronic signals. The structure and symbol of NMOS transistor 
(enhancement mode field-effect transistor) is shown in Figure 1.  The transistor length and width 
used in the following chapters refer to the length and width of the conducting channel between the 
source and drain. 
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Figure 1. NMOS structure (a) and symbol (b) 
 
Usually, the transistor has three working zones: cut-off, linear and saturation. When the 
applied voltage Vgs (the voltage between gate and source) is lower than Vt (the threshold voltage), 
the transistor works in the cutoff zone. When Vgs > Vt and Vds < Vgs − Vt, the transistor works in 
the linear zone. When Vds > Vgs − Vt , the transistor works in saturation zone. The saturation 
voltage, Vdsat, is defined as Vgs − Vt. 
In this thesis, the transistor I use is “NFET33” from the IBM CMR8SF-RVT library, 
130nm technology. By simulation, the relationship between Ids and Vds under different given Vgs 
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is shown in Figure 2. The length here is 400nm and the width 4μm. From the graph, the threshold 
voltage, saturation voltage and conductance of the NMOS transistor can be estimated.  
 
 
Figure 2. I-V curve of NMOS transistor 
 
When Vgs is given to be 0.5V, the transistor is cut off, without current flowing through 
drain and source. From which, it can be deduced that the threshold voltage is a little higher than 
0.5V. In the manual, the threshold voltage is indicated to be 0.58V. Moreover, take Vgs=3.3V for 
example. It can be analyzed that when Vds = 2.7V or so, the transistor steps from linear zone to 
saturation zone. This voltage will be a reference in the study below.  
0.0000
0.0005
0.0010
0.0015
0.0020
0.0025
0.0030
0.0035
Id
s 
(A
)
Vds (V)
Vgs=3.3V Vgs=2.5V Vgs=1.5V Vgs=0.5V
  7 
2.2  MEMRISTOR 
The memristor was a nanoscale circuit device that proposed by Leon Chua in 1971. It was 
originally defined following a non-linear functional relationship between magnetic flux 
linkage and the amount of electric charge that has flowed and joining the past three classes of the 
electrical circuit, the resistor, the capacitor and the inductor [8]. Memristance is related to the 
integral of the input current rather than the instantaneous input value [14]. 
The definition of the memristor is based on the integrals of current and voltage, which is 
allowed in the linear time-invariant system. Table 1 shows the comparison of several commonly 
used circuit elements. The parameter Φm refers to the magnetic flux linkage. Thus, the writing 
voltage and current can change the resistance of memristor when the Φm meets the requirements 
[19]-[21]. 
 
Table 1. Comparison of main circuit elements 
 Characteristic units Computation 
Resistor Resistance/Ohm R=
V
I
 
Capacitor Capacitance/farad C=
dQ
dV
 
Inductor Inductance/henry L=
dΦ
m
dI
 
Memristor Memristance/Ohm Rm=
dΦ
m
dQ
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2.3 CROSSBAR 
A crossbar is a collection of “something” arranged in a matrix configuration and is often used to 
connect the system. The “something” can be resistors, switches, transistors plus resistors, and 
memristors. The memristor crossbar is shown in Figure 3, an N by M crossbar array. It has N 
inputs and M outputs. Memristor crossbar is nowadays evolving as a promising candidate that can 
be used in neural network computation. 
 
Figure 3. A N×M memristor crossbar array  
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2.4  “ONE-TRANSISTOR-ONE-MEMRISTOR” STRUCTURE 
When building crossbar array, the most famous cell structure is called “one-transistor-one-
memristor,” where memristor is connected to an NMOS transistor, as the Figure 4 shows.  The 
word line (WL) is connected with the memristor and the bit line (BL) is connected to the source 
of NMOS transistor. The selecting line (SL) is connected to the gate of NMOS transistor and 
responsible for turning on and off the NMOS transistor [16]. 
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Figure 4. One-transistor-one-memristor symbol (a) (b) and structure (c) 
 
The reason that we use “one-transistor-one-memristor” structure is to avoid sneak path. 
Figure 5 shows a kind of sneak path issue. When writing the specified memristor, the current flows 
through the addressed memristor (the green path) but also flows through the neighboring 
memristor (red path). The sneak path will have a negative impact when reading current since the 
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current is a sum of this two current. In this case, the transistor can work as a switch to help us 
determine which path the writing current will flow through. 
 
 
Figure 5. Sneak path issue 
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3.0 PROPERTIES EXPLORATION OF ONE-TRANSISTOR-ONE-MEMRISTOR 
STRUCTURE 
In this section, the “one-transistor-one-memristor” structure will be studied, from the perspective 
of structures and parameters. Furthermore, relations between cell performance regarding 
programmability and parameters were explored based on theoretical analysis and simulation 
verification. 
3.1 STRUCTURE MODELS COMPARISION 
For “one-transistor-one-memristor” array, every cell consists of one transistor and one resistor. 
Also, we should have a resistor on the bit line to help measure the current going through bit line. 
In this section, we will take one by one crossbar array as an example to explore different structures 
and their performance. The cell contains voltage source, Word line (WL), Bit line (BL), cell 
resistance (R0), cell transistor (T0), line resistance (Rline) and ground (GND). 
The first kind of structure shows as Figure 6. 
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Figure 6. First structure model of 1T1R array 
 
In this type of structure, the gate and drain of the transistor are both connected to the direct 
current (DC) source. Therefore, Vgs=Vds. Here Vgs refers to the voltage difference between gate 
and source, and similarly, Vds means voltage difference between drain and source. 
The second structure shows as Figure 7. 
 
Figure 7. Second structure model of 1T1R array 
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In this kind of structure, the gate port is connected to DC source while the drain port is 
connected to the resistor. In this case, Vgs>Vds.  
Now it is a critical crossbar design factor to find out which structure works better as a 
crossbar array. As discussed before, the function of the transistor is to act as a switch for current. 
As a result, the voltage that transistor consumes should be as low as possible. Correspondingly, 
simulations are conducted below to test which model above has better performance. 
In Cadence design environment on the LINUX platform, a simulation model is built to test 
which type mentioned above performs better. The first step is to decide the parameters of the cell 
transistor, cell resistance, sensing resistance and the DC voltage value. 
3.1.1 Components claim  
The library used in this work is 130nm CMR8SF-RVT Process while the default length of NMOS 
(cell nfet33 in the cmrf8sf library) transistor is 400nm. The default width of the NMOS transistor 
is 500nm. Here, a definition, “feature size” will be used in helping decide the transistor size. The 
feature size of a transistor is defined as the minimum length of the MOS transistor channel between 
the drain and the source [22][23]. In this library, the feature size can be 400nm.  
In this work, the transistor width will be confined to ten times the feature size to save chip 
area. So, the upper limit of the transistor width is 4000nm. Here, 4000nm is set as the transistor 
width.  
As for the cell resistance, the value of R0 is chosen to be 100KOhm, with the width of 
resistor equals 200nm and the length equals 50μm. This resistance value is large enough to weaken 
the influence that transistor and sensing resistance bring to the array cell. 
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The line resistance should be as smaller to reduce the voltage drop in this circuit. By 
simulation, I find that a 10um length metal layout generates 10Ohm line resistance in the post-
simulation. Here, Rline is chosen to be 150Ohm, with the width equals 3μm and the length equals 
1μm, to mimic the real line resistance. 
Simulation is the next step to help decide which model has better performance. 
3.1.2 Model comparison 
In the Cadence Virtuoso, DC sweep is used to do the simulation. Here DC source varies from 0V 
to 4V and the voltage of the bit line (VBL0) and the midpoint (the wire connecting transistor and 
resistance, Vmid) are recorded. From the schematic, it can be observed: 
For the first structure:  
VT0=VWL0－Vmid 
VR0=Vmid－VBL0 
For the second structure:  
VT0= Vmid－VBL0 
VR0= VWL0－Vmid 
Using these data to calculate the voltage that transistor and resistance consume, we get a 
graph (Figure 8) and two tables (Table 2 and Table 3)  
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Figure 8. Performance comparison of two structures 
 
Table 2. Performance of the first structure 
VWL0/V Vmid/V VBL0/V VT0/V VR0/V VR0+VT0/V VR0/VWL0 
0.0 0.00000 0.00000 0.00000 0.00000 0.00000 0.000% 
0.2 0.00046 0.00000 0.19954 0.00046 0.20000 0.231% 
0.4 0.02451 0.00004 0.37549 0.02448 0.39996 6.120% 
0.6 0.12855 0.00019 0.47145 0.12836 0.59981 21.393% 
0.8 0.26733 0.00040 0.53267 0.26693 0.79960 33.366% 
1.0 0.42030 0.00063 0.57970 0.41967 0.99937 41.967% 
1.2 0.58047 0.00086 0.61953 0.57961 1.19914 48.301% 
1.4 0.74577 0.00111 0.65423 0.74466 1.39889 53.190% 
1.6 0.91453 0.00136 0.68547 0.91317 1.59864 57.073% 
1.8 1.08629 0.00162 0.71371 1.08467 1.79838 60.259% 
2.0 1.26034 0.00188 0.73966 1.25846 1.99812 62.923% 
2.2 1.43652 0.00214 0.76348 1.43438 2.19786 65.199% 
2.4 1.61443 0.00240 0.78557 1.61202 2.39760 67.168% 
2.6 1.79400 0.00267 0.80600 1.79133 2.59733 68.897% 
2.8 1.97495 0.00294 0.82505 1.97201 2.79706 70.429% 
3.0 2.15728 0.00321 0.84272 2.15407 2.99679 71.802% 
3.2 2.34077 0.00348 0.85923 2.33729 3.19652 73.040% 
3.4 2.52543 0.00376 0.87457 2.52167 3.39624 74.167% 
3.6 2.71086 0.00404 0.88914 2.70683 3.59596 75.190% 
3.8 2.89758 0.00431 0.90242 2.89326 3.79569 76.139% 
4.0 3.08530 0.00459 0.91470 3.08071 3.99541 77.018% 
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Table 3. Performance of the second structure 
VWL0/V Vmid/V VBL0/V VT0/V VR0/V VR0+VT0/V VR0/VWL0 
0.0 0.00000 0.00000 0.00000 0.00000 0.00000 0.000% 
0.2 0.19953 0.00000 0.19953 0.00047 0.20000 0.237% 
0.4 0.35618 0.00007 0.35611 0.04382 0.39993 10.955% 
0.6 0.07462 0.00078 0.07384 0.52538 0.59922 87.563% 
0.8 0.03382 0.00114 0.03267 0.76618 0.79886 95.773% 
1.0 0.02754 0.00145 0.02609 0.97246 0.99855 97.246% 
1.2 0.02529 0.00175 0.02354 1.17471 1.19825 97.893% 
1.4 0.02459 0.00205 0.02254 1.37541 1.39795 98.243% 
1.6 0.02458 0.00235 0.02223 1.57542 1.59765 98.464% 
1.8 0.02500 0.00265 0.02236 1.77500 1.79735 98.611% 
2.0 0.02570 0.00294 0.02276 1.97430 1.99706 98.715% 
2.2 0.02661 0.00324 0.02337 2.17339 2.19676 98.790% 
2.4 0.02769 0.00354 0.02416 2.37231 2.39646 98.846% 
2.6 0.02892 0.00383 0.02509 2.57108 2.59617 98.888% 
2.8 0.03027 0.00413 0.02614 2.76973 2.79587 98.919% 
3.0 0.03173 0.00442 0.02731 2.96827 2.99558 98.942% 
3.2 0.03330 0.00472 0.02858 3.16670 3.19528 98.959% 
3.4 0.03497 0.00502 0.02995 3.36503 3.39498 98.971% 
3.6 0.03673 0.00531 0.03142 3.56327 3.59469 98.980% 
3.8 0.03859 0.00561 0.03298 3.76141 3.79439 98.984% 
4.0 0.04053 0.00590 0.03463 3.95947 3.99410 98.987% 
 
 
It is very clear to tell the crossbar’s conductance performance from the tables above. When 
the input voltage is less than 0.3V, the conductance of the two transistors in each structure shows 
nearly the same and the dramatically low. However, when the input voltage approaching and 
exceeding 0.6V, the memristor in the second structure can occupy more percentage of voltage than 
the first structure. Also, it’s evident that in the first table, when the voltage is relatively small (such 
as 1.2V or lower voltage), the voltage of the transistor is even larger than it is on the resistance. 
This results from non-ideal performance for a crossbar array, such as parasite capacitance and 
resistance, sneak path and leakage current.  
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As mentioned above, the voltage of the transistor in a crossbar cell should be as small as 
possible. Therefore, the second structure will be used in the following investigation due to its better 
performance. 
Moreover, the theoretical explanation will be presented as follows: The relationship of Ids 
and Vds shows as below (Formula 3.1) [24][25]: 
 
In the first structure, for the transistor, Vgs = Vds,  Vdsat = Vgs − Vt (Formula 3.2). 
Therefore, Vds > Vdsat , the transistor works in saturation zone. While in the second structure, 
Vds < Vgs and Vds < Vgs − Vt  since the memristance is very large, the transistor works in linear 
zone. It is obviously that the conductance of transistors is larger when working in the linear area 
than that in saturation zone. So, the transistor in the second structure has a higher conductance 
which leads to a lower voltage. 
3.2 OPTIMIZATION OF PARAMETERS 
This part shows the progress of optimization of the parameters, especially the transistor width for 
its dominant influence on sensing current. First, a mathematical method is utilized to give a 
derivation and find out an optimized width size which is between 400nm and 4000nm. And parallel 
simulation is conducted to validate the theoretical analysis. 
Ids =
Qchannel
L v⁄
= μCOX
W
L
(Vgs − Vt −
Vds
2
) Vds = β(VGT −
Vds
2
)Vds     (Formula 3.3) 
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Here, β = μCOX
W
L
                                       (Formula 3.4) 
Ids = β (Vgs − Vt −
Vds
2
) Vds =
Vwl − Vds
R0 + Rline
 
Here, Rline is relatively so small that we can ignore it in this derivation. Thus,  
Vwl = Vgs 
Ids = β (Vwl − Vt −
Vds
2
) Vds =
Vwl − Vds
R0
 
βR0 (Vwl − Vt −
Vds
2
) Vds + Vds = Vwl 
−
1
2
βR0Vds
2 + [(Vwl − Vt)βR0 + 1]Vds − Vwl = 0 
Substitute β = μCOX
W
L
  into the equation above,   
−
1
2
μCOX
W
L
R0Vds
2 + [(Vwl − Vt)μCOX
W
L
R0 + 1] Vds − Vwl = 0 
Here, R0, Vwl and Vt are all constants decided by manufacturing process and technology. 
So, a graph (Figure 9) of relationship between W and Vds can be plotted as below, when R0 =
100KΩ, Vwl = 3.3V and Vt = 0.58V. 
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Figure 9. Relationship between Transistor width and transistor conductance 
 
From the derivation and graph about, it can be noticed that the larger transistor width, the 
better conductance. Thus, the 4000nm transistor width will be used in the models in the following 
chapters. 
3.3 THE CONDUCTANCE OF ONE CROSSBAR CELL 
As studied above, the crossbar cell will be utilized in this section is the one that the transistor inside 
is connected with a memristor and line resistance. The transistor width is chosen to be 4.0μm, as 
discussed above. Moreover, the memristance is determined to be 100KOhm and 150KOhm 
separately. By simulation, a line chart can be obtained as below (Figure 10). The DC voltage is 
swept from 0V to 4V, which is the standard working zone for the transistor in this library. 
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Figure 10. Relationship of input voltage and cell conductance 
 
From the figure above, the conductance property can easily tell. First, when the writing 
voltage is less than 0.5V or so, the conductance is very low since the transistor is working in the 
cutoff zone. When the writing voltage reaches and exceeds 0.5V, the conductance improves 
rapidly since the transistor collaborates in the linear area. After the voltage reaching 1.2V or so, 
the conductance remains high, with a relatively very small slope, which is because the conductance 
is decided mainly by memristance. So the writing voltage should better be a relatively high voltage, 
like 3.3V or above. 
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4.0 PROGRAMMABILITY STUDY OF MEMRISTOR CROSSBAR CELL 
The programmability of the memristor crossbar is closely related to the voltage applied, line 
resistance and the crossbar scale. In this chapter, the main work is to research the programmability 
of the memristor crossbar.  
4.1 IR-DROP OF ONE CROSSBAR CELL 
With the conductance line presented, the next step is to study the programming property of the 
memristor crossbar. First, a cell will be examined, followed by a column and, at last, an array. Due 
to the resistance of the WL and the BL, there is a voltage drop across the network, commonly 
referred to as the IR-drop [26]-[29]. The objective is to collect the data of IR-drop of the crossbar 
to forecast the programmability of the crossbar array. If the IR-drop is too large, then the 
programmability will decrease as the scale of the crossbar array increase exponentially the IR-drop 
impact on both programming and sensing cannot be ignored when the crossbar size increases 
exponentially [30]. 
In the beginning, the programmability of a cell, i.e. a one by one crossbar array will be 
studied. From the result, the IR-drop of one cell can be observed, which laid a foundation for the 
IR-drop study for crossbar column and array. The schematic of one crossbar cell is shown as below 
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(Figure 11), with the WL resistance Rwl and the bit line resistanceRbl, the transistor (T0,0) width 
being 4.0um and length being 400nm.  
 
Figure 11. Schematic of one by one crossbar cell with line resistance 
4.2 IR-DROP WITH FIXED RESISTANCE RATIO 
Here the effective programming voltage ratio 
VRi,j
Vwl
 which represents the percentage of voltage on 
memristor is defined to measure the programming efficiency of one cell. In this section, the main 
objective is to explore the relationship between IR-drop and efficient programming voltage on the 
condition that ratio between memristance and line resistance k is fixed, but memristance varies. 
Here, the line resistor ranges from 10Ohm to 200Ohm while the memristance ranges from 500Ohm 
to 2× 104Ohm. The effective voltage ratio refers to the ratio between the voltage of memristor 
and voltage of word line. The schematic is shown in Figure 12. By simulation, a graph can be 
obtained as below (Figure 13), when k equals 50, 100, 500, 1000, separately. 
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Figure 12. Schematic of programming selected memristor crossbar cell 
 
 
Figure 13. Effective voltage ratio with fixed k, memristor size varying from 500Ohm to 20KOhm 
 
As the figure shows, when the memristance is relatively small, the effective programming 
voltage ratio is relatively low. As the memristance increases, the programmability increases, first 
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rapidly and then slowly. This trend is because of the voltage division. When memristor is quite 
small, the difference between memristor and line resistance is relatively low. In this case, the line 
resistance will occupy a considerable percentage of the writing voltage. Moreover, when the 
memristor is large enough, the line resistance can consume little voltage so that the programming 
is more efficient.  
Moreover, for different k value, with the parameter k becomes larger, the memristor is 
easier to be programmed at the same memristance. The is because smaller k indicates smaller line 
resistance when the memristor is fixed, and smaller resistance indicates occupying lower voltage 
ratio.  
4.3 IR-DROP WITH DIFFERENT RESISTANCE RATIOS 
In this section, the dependency of actual programming voltage ratio and the resistance ratio k will 
be explored. Based on the previous research work [31]-[33], the proportion of memristance and 
line resistance varies from 50 to 1000. Thus, the memristance will be fixed while k will be swept 
from 50 to 1000 in the subsection 4.3.1. The line resistance remains constant when k varied from 
50 to 1000 in the subsection 4.3.2. 
4.3.1 Fixed memristance 
In this subsection, the memristance is fixed at 500Ohm, 1KOhm, 5KOhm, 10KOhm separately, 
while the 1/k varies from 0.001 to 0.02. Figure 14 depicts the effective voltage ratio as resistance 
ratio varies which offers a reference for memristor crossbar design. 
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Figure 14. Effective voltage ratio with fixed memristor size, 1/k varying from 0.001 to 0.02 
 
From the line graph above, one can easily tell the memristor is hard to be programmed 
when the memristor is relatively small, like less than 5KOhm. The reason is the difference between 
memristor and line resistance is relatively low so that the line resistance can occupy a large ratio 
of writing voltage. When the memristor is greater than 5KOhm, the effective voltage ratio can 
reach 95%.  The results are mainly because more massive resistance can be a better voltage divider. 
Thus, the designer should better select memristors with greater resistance for better programming. 
4.3.2 Fixed line resistance 
In this subsection, the line resistance is fixed when k changes from 50 to 1000. The result is shown 
in Figure 15. 
40.000%
45.000%
50.000%
55.000%
60.000%
65.000%
70.000%
75.000%
80.000%
85.000%
90.000%
95.000%
100.000%
EF
FE
C
TI
V
E 
V
O
LT
A
G
E 
R
A
TI
O
1/K
Memristor=500Ω Memristor=1KΩ Memristor=5KΩ Memristor=10KΩ
  27 
 
Figure 15. Effective voltage ratio with fixed line resistance, k varying from 50 to 1000 
 
From the graph above, it can be concluded that when the resistance ratio k is relatively 
high, like above 250, the programming of the memristor is easier to realize. Meanwhile, it is harder 
to program when the memristance is small than it is large since the transistor has the similar 
resistance with a memristor of small size, like 500Ohm or so. Thus, designers should choose a 
larger k and an appropriate line resistance based on their Process Design Kit (PDK).  
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5.0 DESIGN MARGIN OF THE CROSSBAR ARRAY SIZE 
With the IR-drop foundation laid, in this section, the available memristor crossbar size will be 
explored. First, a 32 by 1 crossbar array will be studied, then a 32 by 32 and 64 by 64 crossbar 
array.  
5.1 CROSSBAR COLUMN PROGRAMMING 
The schematic is shown as below (Figure 16), with the word line resistance and the bit line 
resistance considered.  If we want to program a memristor, take  R1,0 for example, the word line 
should be connected to 3.3V and the other word lines be connected to 0V. The selecting line SL0 
is connected to 3.3V while the bit line BL0  is connected to 0V. When programming R1,0, 
transistors in other lines are all in cutoff zone so that the current flows only through R1,0 and 
through the bit line to the sensing circuit (Figure 16). 
In this subsection, several memristors will be written in different bits to observe the 
programming performance when the different bit is being written. I will write the 
memristor R0,0,R7,0, R15,0, R23,0 and R31,0 and record their effective voltage ratio. The parameters 
are shown in Table 4. 
  29 
Table 4. Parameter reference 
Parameters 
Writing 
voltage/V 
Transistor 
Width/nm 
Transistor 
Length/nm 
Line 
resistance/Ohm 
Memristor 
Resistance/Ohm 
value 3.3 4000 400 100 100K 
 
 
 
 
 
Figure 16. Schematic of a 32 by 1 crossbar column with line resistance (a) and current flow indication 
when programming the memristor 𝑅1,0 (𝑏). 
 
(a) (b) 
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Table 5. Performance of programming the 32 by 1 crossbar array 
Written bit 
Writing 
voltage/V 
𝑉𝑅𝑊𝐿/V 𝑉𝑅/𝑉 𝑉𝑇/𝑉 
Effective 
voltage ratio 
 𝑅0,0 3.3 0.003210 3.293652 0.003148 99.8076% 
𝑅7,0 3.3 0.00318 3.292562 0.004258 99.7746% 
𝑅15,0 3.3 0.003158 3.291217 0.005625 99.7338% 
𝑅23,0 3.3 0.003231 3.290157 0.050440 99.7017% 
𝑅31,0 3.3 0.003211 3.288742 0.008047 99.6588% 
 
 
  
Figure 17.  The memristor crossbar column programming performance 
 
As Table 5 and Figure 17 shows, the effective programming voltage ratio decreases as the 
accumulation of the line resistance. In this situation, the memristor can always be programmed 
since all the good voltage ratio is larger than 95%. This transistor size, memristance and value k 
will be used in the following design exploration. 
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5.2 CROSSBAR ARRAY PROGRAMMING 
5.2.1 The 32 by 32 crossbar array 
For a 32 by 32 crossbar array (Figure 18), the memristor R0,0,R7,7, R15,15, R23,23 and R31,31 as 
well as R31,0 and R0,31 will be observed. The memristance is chosen to be 100KOhm and line 
resistance 100Ohm.  
 
 
Figure 18. Schematic of 32 by 32 crossbar 
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When writing memristor R0,0, the WL0 is connected to 3.3V and BL0 connected to 0V, 
and the SL0 is connected to 3.3V. The other selecting lines, word lines and bit lines are all 
connected to 0V. The performance is shown in Table 6 and Figure 19. 
 
Table 6. Performance of programming the 32 by 32crossbar array 
Written bit 
Writing 
voltage/V 
𝑉𝑅𝑊𝐿/V 𝑉𝑅/𝑉 𝑉𝑇/𝑉 
Effective 
voltage ratio 
 𝑅0,0 3.3 0.003285 3.293506 0.009166 99.803% 
𝑅7,7 3.3 0.003243 3.251996 0.009068 99.228% 
𝑅15,15 3.3 0.003201 3.20955 0.008966 98.695% 
𝑅23,23 3.3 0.003159 3.168065 0.008867 98.164% 
𝑅31,31 3.3 0.003409 3.123051 0.008761 97.490% 
 𝑅31,0 3.3 0.003285 3.293506 0.009166 99.803% 
𝑅0,31 3.3 0.003243 3.251996 0.009068 99.228% 
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Figure 19. The 32 by 32 memristor crossbar array programming performance 
5.2.2 The 64 by 64 crossbar array 
For the 64 by 64 crossbar array, nine crossbar cells will be observed as Table 7 and Figure 20. 
Table 7. Performance of programming the 64 by 64crossbar array 
Written 
bit 
Writing 
voltage/V 
𝑉𝑅𝑊𝐿/V 𝑉𝑅/𝑉 𝑉𝑇/𝑉 
Effective 
voltage ratio 
 𝑅0,0 3.3 0.003300 3.284345 0.009166 99.526% 
𝑅7,7 3.3 0.003245 3.244222 0.009071 98.310% 
𝑅15,15 3.3 0.003207 3.206022 0.008976 97.152% 
𝑅23,23 3.3 0.003173 3.172549 0.008891 96.138% 
𝑅31,31 3.3 0.003141 3.141411 0.015687 95.194% 
𝑅39,39 3.3 0.003111 3.110803 0.008731 94.267% 
𝑅47,47 3.3 0.003079 3.079059 0.008649 93.305% 
𝑅55,55 3.3 0.003044 3.044227 0.008562 92.249% 
𝑅63,63 3.3 0.003004 3.003620 0.008466 91.019% 
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Figure 20. Programming performance of 64 by 64 memristor crossbar 
 
For a 64 by 64 crossbar array, it can be seen that the programming is quite difficult for the 
corner memristor R63,63. The phenomenon is because when programming memristor R63,63, the 
current also flows through 64-word line resistors and 64-bit line resistors. These line resistors are 
all voltage dividers that worsen the programming progress.  
Also, from the 64 by 64 crossbar array, we can deduce that the programming of 128 by 128 
crossbar array is hard to realize since half of the cells inside are not able to receive enough writing 
voltage and current. Thus, designers should take care of the crossbar array scale.  
Possible solutions to expand the programmable crossbar size is to eliminate line resistance 
or to use more efficient NMOS transistors which have higher conductance.  
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6.0 CONCLUSION AND FUTURE WORK 
In this work, I investigate the individual influence that each factor can bring to the programming 
process of crossbar cell. Based on the analysis, I simulate and analyze the relationship between 
programming performance of one crossbar cell and some variables like line resistance and 
resistance ratio, etc. Last but not least, I explored the design margin of memristor crossbar scale to 
help guide the memristor crossbar design. 
Based on all the design exploration above, designers can know how to choose structures, 
transistor size, memristance and line resistance. Moreover, a crossbar that is larger than 64 by 64 
size should be avoid. 
In the future, the optimization of programming needs further exploration. Also, the sensing 
process of the memristor crossbar array deserves a profound study. All of the above are of 
significance in memristor crossbar array design and can help improve the performance of 
neuromorphic circuit design. 
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